A New Approach to Accurate Dynamic Power Estimation of SoC Designs
By eliminating a file-based flow, new tools offer a complete RTL power exploration and accurate gate-level power analysis process. Source: EE Times In a recent post, I highlighted the intrinsic limitations of the current approach to estimate dynamic power consumption. Briefly, the approach consists of a file-based flow that evolves through two steps. First, a simulator … Read more