The Challenges to Achieve Level 4/Level 5 Autonomous Driving Jan PatnzarVice President of Sales and MarketingVSORA Lauro RizzattiConsultant The path to achieve fully autonomous driving (AD) progresses through five levels of increasing automation, as codified by the Society of Automobile Engineers (SAE) in 2014 under Standard J3016. It starts with L1 or basic driver assistance, and moves to L2, which means feet off … Read more

Hardware-assisted verification technology in the mainstream

By Jean-Marie Brunet, and Dr. Lauro Rizzatti Today, system-on-chip (SoC) devices permeate our world and propel numerous industries. They are integral for the internet of things (IoT), to power up complex 5G/6G wireless applications, sit at the core of artificial intelligence/machine learning (AI/ML) algorithmic processors, drive powerful data center computers and storage devices, and are … Read more

Scalable Verification Solutions at Siemens EDA Siemens EDA Lauro Rizzatti recently interviewed Andy Meier, product manager in the Scalable Verification Solutions Division at Siemens EDA. Andy is a product manager in the Scalable Verification Solutions Division at Siemens EDA. Andy has held positions in the electronics and high-tech fields during his 20-year career including: Sr. Product Marketing manager at Siemens EDA, Product … Read more

Behind the Scenes: Expanding the Siemens IC Verification Portfolio with Veloce proFPGA Siemens acquired the proFPGA product family from Pro Design in 2021. I recently spoke with Gunnar Scholl, former CEO of Pro Design and now director of engineering in the Scalable Verification Solution Division (SVSD) at Siemens, and Gabriele Pulini, product marketing manager in SVSD at Siemens. Gunnar, what was the motivation to sell proFPGA? … Read more

From Now to 2025 – Changes in Store for Hardware-Assisted Verification Siemens EDA Lauro Rizzatti recently interviewed Jean-Marie Brunet, vice president of product management and product engineering in the Scalable Verification Solution division at Siemens EDA, about why hardware-assisted verification is a must have for today’s semiconductor designs. A condensed version of their discussion is below. LR: There were a number of hardware-assisted verification announcements in 2021. … Read more

Veloce Hardware-Assisted Verification – Complete, Unified, and Progressive Despite abundant rumors predicting the end of life for Moore’s Law (the axiom stating transistor density doubles every 24 months), semiconductor design sizes continue to grow exponentially with no end in sight. In the process, design sizes push costs off the roof. According to market research International Business Strategies (IBS), the total cost of … Read more

What’s Behind Hardware Emulation’s Rising Status? Five common questions often come up when chip designers and verification engineers ask me about hardware emulation. All are well-considered and answers are widely shared. Today, emulation is mandatory in the design verification toolbox. Why? For two unrelated reasons: the ever-increasing demand for performance and throughput from verification tools and the remarkable progress in … Read more

Chip Design Challenges: Driving the Need for Hardware-Assisted Verification In the span of a few short months earlier this year, Mentor Graphics became Siemens EDA and introduced a suite of integrated hardware-assisted verification tools, the first product launch under the new Siemens EDA brand. Jean-Marie Brunet, senior director of marketing, product management and product engineering at Siemens EDA, orchestrated the launch and connected … Read more

All for One, One for All: An Enterprising Tale of Hardware SoC Verification

In summary: Emulators provide the capacity and debug visibility needed for verifying large SoCs, including hardware, software drivers, operating systems, and portions of application code. Enterprise FPGA prototypes provide higher-performance hardware for running emulation regression suites, executing ICE tests, and verifying application software. Desktop FPGA prototypes are available to software developers who want more direct contact with their … Read more

Hardware Emulation Embraces Machine Learning Editor’s note: Two years ago, Lauro Rizzatti talked with Thomas Delaye, product engineering director at Siemens EDA, about applying machine learning to hardware emulation. (See: Can AI Help Manage the Data Needed for SoC Verification?) Rizzatti recently asked Delaye for an update. What follows is a condensed version of their conversation. Lauro Rizzatti: Fast forward, … Read more